I believe what Bill means is that the CPU-side rendering can be fully on-cache, ie the vertex load, transform, store loop easily fits into the i-cache and therefore the instruction fetch rarely needs to access the bus. It was also common to put the stack on SPAD for most of the frame, swapping back ...